# Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/US05/007127

International filing date: 04 March 2005 (04.03.2005)

Document type: Certified copy of priority document

Document details: Country/Office: US

Number: 60/550,358


Filing date: 04 March 2004 (04.03.2004)

Date of receipt at the International Bureau: 07 April 2005 (07.04.2005)

Remark: Priority document submitted or transmitted to the International Bureau in

compliance with Rule 17.1(a) or (b)





'I'() ALL IYO YYI ONI TIRESE, PRESENTS, SHAME, CONES

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

March 31, 2005

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE.

APPLICATION NUMBER: 60/550,358

FILING DATE: March 04, 2004

RELATED PCT APPLICATION NUMBER: PCT/US05/07127

Certified by

Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office PTO/SB/16 (01-04)

Approved for use through 07/31/2006. OMB 0651-0032

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PROVISIONAL APPLICATION FOR PATENT COVERS SUFFER.

#### PROVISIONAL APPLICATION FOR PATENT COVER SHEET

This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53 (c).

Express Mail Label No. ER314477717US

		INVENTO	DR(S)				
Given Name (first and mi	iddle [if any])	Family Name or Surname	(0)	Residence			
MD Murdishal		Islam	Tempe, Arizona	(City and either State or Foreign Country)			
David R.		Allee		Phoenix, Arizona	3		
Vankata Sivaram		Prasad Konasani		Tempe, Arizona			
Additional inventors are l	being named on the	1	separately nu	mbered sheet attached	d hereto		
	· · · · · · · · · · · · · · · · · · ·	TITLE OF THE INVENTION	l (500 charact	ers max)			
Low Cost Digital Controller for a	a Switching DC-DC Conv	erter with Improved Voltage Regula	ation				PTO 58
· •							35. F
Direct all corresponden	ce to:	CORRESPONDENCE ADDR	RESS				⊃.C
X Customer Number	er:	39602					22859 60/59
Customer (4dillibe	51.						28 60
							CQ.
OR							
Firm or Individual	Noblitt & Gilmore,	LLC					
Address	4800 North Scotts	dale Road					
Address	Suite 6000			T	T	T	
City	Scottsdale		State	Arizona	Zip	85251	
Country	USA		Telephone	480.994.9859	Fax	480.994.9025	
	EN	CLOSED APPLICATION PA	ARTS (check a	ill that apply)			
X Specification N	umber of Pages1	4		CD(s), Number		,	
Drawing(s) Nun	nber of Sheets			Other (specify)			_
Application Date	a Sheet. See 37 CF	R 1.76					
METHOD OF PAYMENT	OF FILING FEES F	OR THIS PROVISIONAL API	PLICATION FO	R PATENT		- 	
Applicant claim	s small entity status.	See 37 CFR 1.27.				NG FEE	
l —					160.	ount (\$) 00	
I —	-	I to cover the filing fees.			1		
	hereby authorized to	50-2993					
fees or credit any overpayment to Deposit Account Number:							
· ·	edit card. Form PTO						
The invention was made United States Government	e by an agency of the ent	United States Government	or under a con	tract with an agency o	f the		
X No.							
	of the U.S. Governm	nent agency and the Governi	ment contract i	number are:			
Tes, the harne	or the O.S. Governin	ent agency and the Govern	ment contract i	idifibel are.			
		[Page 1	of 21				
Respectfully submitted;	10.	i ago ,	O. 2.j	Date <u>04 Mar 200</u>	04		
SIGNATURE				REGISTRATION I	NO. 359	969	
•		<del></del>		(if appropriate)	<u> </u>		_
TYPED or PRINTED NA	ME <u>Daniel J. Nol</u>	olitt		Docket Number: _	AZEN.02	50/M4-054	
TELEPHONE 480.99	4.9859						

USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT

This collection of information is required by 37 CFR 1.51. The information is required to obtain or retain a benefit by the public which is to file (and by the PTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 8 hours to complete, including gathering, preparing, and submitting the complete application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop Provisional Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

#### PROVISIONAL APPLICATION COVER SHEET Additional Page

PTO/SB/16 (08-03)

Approved for use through 07/31/2006. OMB 0651-0032

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

	Docket Number AZI	EN.0250/M4-054				
INVENTOR(S) /APPLICANT(S)						
Given Name (first and middle[if any])	Family or Surname	Residence (City and either State or Foreign Country)				
Armando A.	Rodriguez	Tempe, Arizona				
[Page 2 of 2]						

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Number \_\_\_\_\_ of \_

PTO/SB/17 (10-03)

Approved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Attorney Docket No.

FEE TRANSMITTAL for FY 2004

Effective 10/01/2003. Patent fees are subject to annual revision.

(\$) 160.00

Applicant Claims small entity status. See 37 CFR 1.27

TOTAL AMOUNT OF PAYMENT

NYA
04 Mar 2004
Islam, et al.
N/A
NYA

AZEN.0250/M4-054

Complete if Known


METHOD OF PAYMENT (check all that apply)			FEE CALCULATION (continued)										
Check X Credit card Money Other None			э. A	DDITIO	NAL F	EES							
				Entity		Entity							
ш.	Deposit Account			Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid				
Deposit Account Number	eposit ccount 50-2993		1051	130	2051	65	Surcharge – late filing fee or oath						
Deposit Account Name	Nobi	litt & Giln	nore, LLO	С			1052	50	2052	25	Surcharge – late provisional filing fee or cover sheet		
The Direc	tor is	autho	rized to	o: (check all ti	hat apply		1053	130	1053	130	Non-English specification		
Charq	ge fee(:	s) indicate	ed below	X Credit a	any overpay	ments	1812	2,520	1812	2,520	For filing a request for ex parte reexamination		
X Chan	ge any	additiona	l fee(s) o	r any underpaym	ent of fee(s	)	1804	920*	1804	920*	Requesting publication of SIR prior to		
Chan	ge fee(	s) indicate	ed below	, except for the t	filing fee		1805	1,840*	1805	1,840*	Examiner action Requesting publication of SIR after		
to the above	e-identi	fied depos	sit accou	nt.			1000	1,040	1000	1,040	Examiner action		
		FEI	E CAI	LCULATIO	N		1251	110	2251	55	Extension for reply within first month		
1. BASI	C FI	LING F	EE				1252	420	2252	210	Extension for reply within second month		
Large En	tity	Small	Entity				1253	950	2253	475	Extension for reply within third month		
Fee F Code (	ee \$)	Fee Code	Fee (\$)	Fee Descri	<u>ption</u>	Fee Paid	1254	1,480	2254	740	Extension for reply within fourth month		
	770	2001	385	Utility filing fe			1255	2,010	2255	1,005	Extension for reply within fifth month		
ĺ	340	2002	170	Design filing			1401	330	2401	165			
	530	2003	265	Plant filing fe	-		1402	330	2402	165			
	770	2004	385	Reissue filing	<u> </u>		1403	290	2403	145			
	160	2005	80	Provisional fili	· -	160	1451	1.510	1451	1,510			
1000	1005 100   2005 80 Provisional lilling lee 100		1452	110	2452	55	Petition to revive – unavoidable						
			SUB	TOTAL (1)	(\$) 1	60.00	1453	1,330	2453	665	Petition to revive – unintentional		
2. EXTR	RA C	LAIM F	EES	FOR UTILI1	Y AND	REISSUE	1501	1,330	2501	665	Utility issue fee (or reissue)	-	
			Ext	F ra Claims	ee from below	Fee Paid	1502	480	2502	240	Design Issue fee		
Total Clain		-20	)**= [	x	=		1503	640	2503	320	Plant issue fee		
Independe Claims	ent 🗀	- 3	••= [	x			1460	130	1460	130	Petitions to the Commissioner		
Multiple D	epend	lent	L_		=		1807	50	1807	50	Processing fee under 37 CFR 1.17(q)		
Large En	tity	Small	Entity				1806	180	1806	180	Submission of Information Disclosure Stmt		
Fee F Code (	ee \$)	Fee Code	Fee (\$)	Fee Descr	iption		8021	40	8021	40			
1202	18	2202	9	Claims in ex	cess of 2	)	1809	770	2809	385	property (times number of properties)  Filing a submission after final rejection (37 CFR 1.129(a))		
1201	86	2201	43	Independent claims in excess of 3		1810	770	2810	385	For each additional invention to be examined (37 CFR 1.129(b))			
1203	290	2203 145 Multiple dependent claim, if not paid		1801	770	2801	385	Request for Continued Examination (RCE)					
1204	86 2204 43 **Reissue independent claims over original patent		1802	900	1802	900	Request for expedited examination of a design application						
1205	18	2205	9	**Reissue cland over o	aims in e riginal pa	cess of 20 tent							
SUBTOTAL (2) (\$)160.00				Other	fee (spe	cify)			_				
** or number previously paid, if greater; For Reissues, see above			*Redu	ced by Bas	sic Filing	Fee Paid	SUBTOTAL (3) (\$)1	60.00					

SUBMITTED BY					Complete (if applicable)		
Name (Print/Type)	Daniel J. Noblitt	Registration No. (Attorney/Agent)	35969	Telephone	480.994.9859		
Signature	10 May 19			Date	04 Mar 2004		


WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card Information and authorization on PTO-2038.

This collection of information is required by 37 CFR 1.17 and 1.27. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Copy of Lab Hand Brok)
d=d-sd &d = Coarre change
Vh 111111 4- L63
0111
0011 d=d Vmh
d = d + 1
La Chingles (
d=d+8d.
dirit by 8
Do Change: 1.5625 mv effect 32
P <sub>1</sub>
$D_2  a  :  6.25  m  V$ $D_2  b  :  12.5  m  V$
Dq " ; 50 my "
11/03/03
* Shield A/D Board
* Design the Board and Write a code for 4-level Control.
4 level Control  discontinuous mode (d=d-1)
Vaid (185)
dither_down (dither duty)
Continue (d=d) - Vm-high (100) / Exact
Continuous (d=d) - Vm-high (1:81)  Continuous (d=d) - Vm-low (1:79) c/p 1.8V
auner y ( 1.75)
namp up (d=d+1) Vlow (1,75)



**BEST AVAILABLE COPY** 



# A Low Cost Digital Controller for a Switching DC-DC Converter with Improved Voltage

#### Regulation

Md. M. Islam, David R. Allee, Siva Konasani, Armando A. Rodriguez
Department of Electrical Engineering
Arizona State University
Tempe, AZ 85287-5706

#### Abstract

A new control algorithm with improved regulation is presented for a switching dc buck converter. The controller is realized with Hardware Description Language (HDL) and can be implemented in any process. The controller uses four decision levels and takes the advantages of the pulse frequency modulation (PFM) and the pulse width modulation (PWM) for better performance. It also uses dithering for improved regulation. The controller is prototyped on a Field Programmable gate Array (FPGA) and experimental results show good performance over input and load disturbances. Most of all, the controller does not require high resolution analog to digital converter for signal processing and also does not require fast digital clock for improved regulation. This controller has significant potential to be widely used in industrial applications where cost and design time are of great concern.

#### 1. Introduction:

The output voltage regulation for a dc dc converter has traditionally been accomplished using analog circuits that are custom designed for particular applications [1]. While this approach has been commercially successful over many years, it does lead to relatively long design, layout and testing times. However, a digital controller can be quickly designed with high-level language and automatically laid out using appropriate software. This automated process dramatically decreases the length of the design cycle. Moreover, digital controllers are flexible and allow the implementation of more functional control schemes [2-5]. Digital circuits are potentially less susceptible to noise and parameter variations. The disadvantage with digital control is generally inferior voltage regulation. Other issues hampering the applications of digital controllers are cost/performance, availability, and/or ease of use [3]. Available DSP systems or microcontrollers require a high resolution Analog to digital converter (A/D), which in turn increases the word length for the DSP calculation, area and cost. In [3] the conventional flash A/D has been replaced with a time delay A/D and the Digital Pulse-Width Modulator (DPWM) has been designed with hybrid delay-line/counter approach [3,6]. The design is very satisfactory but is not process independent. Here the A/D and the DPWM depend on process parameters to get the expected delay and requires a new custom design for new processes. However, it is preferable to design a digital controller that is modeled in HDL and can be transferred from one process to another without any changes in the algorithm. The design also needs to be small in area and without having much complexity in order to be competitive with traditional analog controllers.

In this report, a digital controller is presented that uses only four decision levels to achieve an improved regulation and better performance. A block diagram of buck converter with four comparators is shown in Fig. 1. The basic algorithm is presented in section 2 and is realized with verilog-HDL. The experimental results for various disturbances are presented in section 3.

The results show good performance considering complexity, area and output regulation. The controller is entirely digital making it less sensitive to process variation and it can be implemented on any process.

### 2. Background Theory:

Due to its flexibility and rapidness in nature, digital controllers are becoming popular day by day in the area of power management. Recently, a few companies have introduced dc dc converters with digital controllers. A good example is Philips TEA1206 [7]. In [8] a digital controller has been proposed that uses two decision levels and takes the advantages of two different types of control schemes- pulse width modulation (PWM) and pulse frequency modulation (PFM) control. The problem with this controller is that if we reduce the voltage separation between the two levels then the instability arises. A good choice is to take at least  $\pm 2\%$  of output voltage spreading on both sides of the expected output voltage level [7]. Another disadvantage of 2-level control is that the regulation is poor as the controller lacks information while the output voltage is in between the window i.e. between the two reference levels.




Fig. 1. Buck Converter with Digital Controller

To take advantage of the window concept and also overcome the regulation problem, a 4-level controller is proposed here. This controller has 2-internal levels (Vm-high, Vm-low) which are used for improved regulation and 2-external levels (Vhigh, Vlow) that are used for fast recovery. The state diagram for the 4-level digital controller is shown in Fig. 2. Two comparators with decision levels  $\pm 2\%$  above and below the output voltage determine the states for fast recovery. These states are discontinuous state and ramp-up states. The 2-internal levels are set from the Effective Series Resistance (ESR) of output capacitor or the maximum possible ripple voltage. These two internal levels create three more states realized here as dither-up, dither-down and continuous states.




Fig. 2. State Diagram for a 4-level Controller

If the output voltage decreases below Vlow, the finite state machine moves into ramp up mode. This usually is the result of a sudden increase in the required load current. The quickest way to return to the desired output voltage range is to hold the power switch (sw1 in Fig. 1) on. The current through the inductor linearly rises providing more current to the load and raising the output voltage. At the end of each digital clock period, the output is monitored to determine if the output has risen back to the desired range. When it does, the finite state machine returns to the continuous state, but with a slightly larger duty cycle. If the duty cycle is still too low, the output voltage will again fall below Vlow and the cycle repeats further increasing the duty cycle.

Since the controller is digital, the duty cycle can only be set at time increments corresponding to digital clock. For example, with a 10MHz digital clock (100ns period) and a 100KHz switching clock (10us period), the duty cycle can only be set at increments of 0.01(100ns/10us). This results in a coarse setting of the output voltage. A simple way to achieve high duty resolution is to increase the digital clock frequency. A digital clock frequency of 1GHz with a switching frequency of 100KHz allows the duty cycle to be set to 1 part in 10,000. That is, there are 10000 digital clock periods in 1 switching cycle. However, this would lead to excessive power consumption in the digital circuitry and require an expensive deep sub-micron process. An alternative approach to achieve high resolution using low digital clock is known as dithering. The idea behind the digital dither is to vary the duty cycle by a Least Significant Bit (LSB) over a few switching periods, so that the average duty cycle has a value between two adjacent duty cycle levels. The output LC filter performs the averaging action required for dithering [9]. As an example, a duty cycle of 0.3633 could be achieved with a dithering over 4 cycles with subsequent duty cycles of 0.36, 0.36, 0.37 and 0.36. To achieve this high resolution in duty cycle, dithering was done in our controller as long as the output stays in dither\_up or dither\_down states. In dither\_up states the duty is increased by one step after subsequent wait cycles to drive the output voltage into the desired internal window region. Similarly, in dither\_down state the duty is decreased by one step after subsequent period to achieve the desired regulation. If the output voltage is in between the internal window, the controller works in continuous state without any changes into the duty cycle.

If the output voltage exceeds Vhigh, the finite state machine moves into the discontinuous state. This usually is the result of a sudden decrease in the required load current. The quickest way to return to the desired output voltage range without wasting energy stored on the output capacitor is to simply allow the load to draw all its current from the output capacitor. The power switch (sw1 in Fig. 1) is kept off preventing any additional current flowing through the inductor to the load. At the end of each digital clock period, the output is monitored to determine if the output has fallen back into the desired range. When it does, the finite state machine returns to the continuous state but with a slightly decreased duty cycle. If the duty cycle is still too high providing too much load current, the load voltage will again rise above Vhigh and the cycle repeats further decreasing the duty cycle.

From the above discussion, it is obvious that the discontinuous and ramp-up operation ensures fast response in case any disturbance occurs and the dithering ensures better regulation when the load is constant or the change is small.

## 3. Experimental Results:

A 2-level and 4-level control scheme has been implemented on a Virtex<sup>TM</sup> XCV300-6PQ240C device. The 2-level control has two decision levels as Vhigh and Vlow and operates in three states as discontinuos, continuous and ramp up. The state diagram of 2-level control is shown in Fig. 3. The buck converter is implemented on a Printed Circuit Board (PCB) with standard components. The digital clock runs at 50 MHz and the switching clock is at 100KHz. As can be seen in Fig. 4 and Fig. 6, the output regulation for 2-level controller is very poor for

load and input disturbances. The regulation is around 70mv for a load disturbance of 200mA to 600mA at a rate of 100Hz. For input disturbances from 3V to 6V at a rate of 100Hz, the regulation in 2-level control is about 80mv. The reason for this poor regulation is the lack of information in between the two reference window. With the same load and input disturbances, the 4 level controller gives much better regulation than the 2-level as can be seen in Fig. 5 and Fig. 7 respectively. It should be noted that the improvement in regulation in 4-level control comes with only two additional comparators. The numbers of slices used for implementing the 2-level and 4-level controller are 67 and 103 respectively, which represents about 2% and 3% of resources on a XCV300 device. For comparison purposes a DSP implementation of the Type-3 analog compensator was also performed using Xilinx System Generator. This implementation uses 16\*16 multiplier to realize the digital filter and requires about 48% chip area on the same device. So, it can be said that the 4-level controller is a very good choice for improved regulation considering simplicity, area and performance.




Fig. 3. State Diagram for a 2-level Controller




Fig. 4. Output regulation for 2-level controller with load disturbances




Fig. 5. Output regulation for 4-level controller with load disturbances




Fig. 6. Output regulation for 2-level controller with input disturbances




Fig. 7. Output regulation for 4-level controller with input disturbances

#### 4. Conclusion:

A four level controller is presented with state diagram and experimental results. The controller shows good performance for input and load disturbances over its 2-level counterpart. Replacing the high resolution A/D, required for most DSP calculation, with comparators is a significant improvement considering area, cost and complexity. Also the pulse frequency operation described in ramp up and discontinuous mode provides fast recovery for any disturbances. The extra window allows the controller to work in dithering state, which eventually improves the regulation. Moreover, the algorithm is realized in verilog-HDL and implemented on a Virtex<sup>TM</sup> FPGA device. The controller uses logical comparison to make any decision and avoids any complexity related to multiplication, addition etc. to implement the algorithm. So this control technique can be a potential candidate to be widely used in commercial applications due to its simplicity, performance and rapid transformation from process to process.

#### References

- [1] R. R. Boudreaux, R. M. Nelms, and John Y. Hung, "Simulation and Modeling of a DC-DC Converter by an 8-bit Microcontroller," IEEE Applied Power Electronics Conference, 1997, vol. 2, pp. 963-969.
- [2] Y. Duan, H. Jin, "Digital Controller Design for Switch Mode Power Converters," IEEE Applied Power Electronics Conference, 1999, vol. 2, pp. 967-973.
- [3] B. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-Frequency Digital Controller IC for DC/DC Converters," IEEE Applied Power Electronics Conference, 2002, vol. 1, pp. 374-380.
- [4] J. Xiao, A. V. Peterchev, S. R. Sanders, "Architecture and IC Implementation of a digital VRM controller," IEEE Power Electronics Specialists Conference, 2001, vol. 1, pp. 38-47.
- [5] A. M. Schultz, S. B. Leeb, A. H. Mitwali, D. K. Jackson, G. C. Verghese, "A multirate digital controller for an electric vehicle battery charger," IEEE Power Electronics Specialists Conference, 1996, vol. 2, pp. 1919-1925.
- [6] A. P. Dancy, R. Amirtharajah, A. P. Chandrakasan, "High efficiency multiple output DC-DC conversion for low-voltage systems," IEEE Trans. On VLSI Systems, vol. 8, No. 3, June 2000.
- [7] TEA1206 Product Datasheet "Available: <a href="http://www.semiconductors.philips.com/pip/TEA1206.html">http://www.semiconductors.philips.com/pip/TEA1206.html</a>"
- [8] F. J. Sluijs, C.M. Hart, D.W.J. Groeneveld, S. Haag, "Integrated DC/DC converter with digital controller," International Symposium on Low Power Electronics and Design, 1998, pp. 88-90.
- [9] A. V. Peterchev, and S. R. Sanders, "Quantization Resolution and Limit Cycling in Digitally Controlled PWM Converters," IEEE Applied Power Electronics Conference, 2001, vol. 1, pp. 465-471.